The stored program concept (1945) - program instructions are stored, as well as data, in computer read-write memory.

The von Neumann architecture (e.g. PC Intel architecture computers)

Memory organisation:
- code and data are stored in cells (words) of constant width,
- both code and data are stored in the same way,
- interpretation of word (code or data) depends on current context,
- each memory cell is identified by unique address,
- instructions and data cannot be read at the same time because they use the same bus system (disadvantage).
The Harvard architecture (1948 r.) (e.g. DSPs, PIC Microchip Tech. microcontrollers)

In this architecture data and code memories are physically separated.

Advantages of code and data separation:
- the Harvard architecture computer can be faster for the given circuit complexity,
- code is protected against accidental destruction.
In modern computers code and data are stored as numbers represented in binary numeral system. Such representation is convenient for digital electronic circuits.

**Binary numeral system**
This is the numeral system with a radix of 2.

\[
num_{(10)} = \sum_{i=0}^{N-1} b_i 2^i = b_{N-1} 2^{N-1} + b_{N-2} 2^{N-2} + \ldots + b_1 2^1 + b_0 2^0,
\]

where \( b_i \in \{0, 1\} \).

**Example:**
- \( 119_{(10)} = 1110111_{(2)} \), \( 55632_{(10)} = 1101100101010000_{(2)} \), \( 4342_{(10)} = 1000011110110_{(2)} \).

Digits \( b_i \) are called *bits*.
- 8 bits (b) → 1 byte (B), 1024 bytes → 1 kB, 1024 kB → 1 MB, 1024 MB → 1 GB.

Word depending on specific architecture can be:
- 8 bits (8-bit architecture),
- 16 bits (16-bit architecture),
- 32 bits (32-bit architecture),
- 64 bits (64-bit architecture) long.
Representation in memory:
Data and code are represented in memory cells as numbers coded in binary system.

The cell's address is also a number in binary system.

In \( n \)-bit binary system it is possible to create \( N=2^n \) of unique addresses and hence up to \( N \) different memory cells can be addressed.

**Buses** (control, data and code bus) are \( n \)-bit wide and enable information flow, i.e. control, data and code signals, between all elements of computer systems.

In **electronic implementation** binary information is coded in shape of electric signals. Binary “0” and “1” are represented as signals of specific voltage ranges.
The block diagram of PC/XT architecture computer:

**Microprocessor 8086**

**Clock Generator 8284A**

**Programmable Timer 8253**

**DMA Controller 8237A**

**Interrupt Controller 8259A**

**Programmable Peripheral Interface 8255A**

**Bus Controller 8288**

**Outside bus Latches/Transceivers**

**Clock Generator (8284A)** - generates the system clock: 5MHz or 8MHz;

**Bus Controller (8288)** - supports μP by generating control signals;

**Latches (8282)** - retain addresses and control signals;

**Transceivers (8286)** - act as bidirectional latches for data signals;

**Progr. Timer (8253)** - contains three 16-bit counters for: system clock, DRAM memory refreshing signals, sound generator;

**DMA Contr. (8237A)** - executes fast memory to memory data transfer;

**Interrupt Contr. (8259A)** - collects and prioritises requests from peripheral devices

**Progr. Peripheral Interface (8255A)** - plays a role of interfacing device to: keyboard, FDD printer, CRT, etc. drivers;

**RAM** - read/write memory: code/data storage;

**ROM** - read only memory: BIOS;

**Ext. slots** - enable system extension with other devices: graphic, sound cards, etc.
The heart of PC/XT architecture constitutes the Intel 8086 16-bit microprocessor.

Pin description for 8086 microprocessor:

- **AD<sub>15</sub>-AD<sub>0</sub>**: multiplexed address/data bus lines;
- **A<sub>16</sub>-A<sub>19</sub>**: remaining address bus lines;
- **BHE**: bus high enable, enables data onto most significant 8 bits of data bus;
- **S<sub>0</sub>, S<sub>1</sub>, S<sub>2</sub>**: status used by 8288 bus controller to generate all memory and I/O access control signals:
  - \( S_0 \bar{S}_1 \bar{S}_2 \):
    - 0 0 0 - Interrupt Acknowledge,
    - 0 0 1 - Read I/O Port,
    - 0 1 0 - Write I/O Port,
    - 1 0 1 - Read Memory,
    - 1 1 0 - Write Memory;
- **CLK**: clock line that provides basic timing for the processor and bus controller;
- **RESET**: causes the processor to immediately terminate its current activity and restart;
- **READY**: is the acknowledgement from memory or I/O device that data transfer is completed.
Pin description for 8288 Bus Controller:

- **MRDC**: memory read demand;
- **MWTC**: memory write demand;
- **IORC**: I/O device read demand;
- **IOWC**: I/O device write demand;
- **INTA**: interrupt acknowledge signal;
- **CLK**: system clock input;
- **DEN**: signal for data bus transceiver to keep current state of the bus;
- **ALE**: signal for address and control buses latches to keep current state;
- **DT/R**: indicates data direction of data transfer (to or from memory, I/O device);
- **S₀, S₁, S₂**: status signals from 8086 microprocessor;

Image source: Intel manual
Typical configuration of 8086 microprocessor (working in maximum mode):
Memory organization:

Physically memory is organised in high \((D_8-D_{15})\) and low \((D_0-D_7)\) order blocks each up to 512k of 8-bit memory. Byte data with even addresses is transferred on \(D_0-D_7\) lines while odd addressed data is transferred on lines \(D_8-D_{15}\). The processor and Bus Controller provide \(BHE\) and \(A_0\) lines for selective reading or writing into either odd or even byte locations (see table below).

<table>
<thead>
<tr>
<th>BHE</th>
<th>(A_0)</th>
<th>Characteristics</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Whole word</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Upper byte from/to odd address</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Lower byte from/to even address</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>None</td>
</tr>
</tbody>
</table>
Exemplary memory configuration:

Lower memory bank.
Exemplary memory configuration:

Upper memory bank.
## Memory map:

| Chips       | $A_{19}$ | $A_{18}$ | $A_{17}$ | $A_{16}$ | $A_{15}$ | $A_{14}$ | $A_{13}$ | $A_{12}$ | $A_{11}$ | $A_{10}$ | $A_{9}$ | $A_{8}$ | $A_{7}$ | $A_{6}$ | $A_{5}$ | $A_{4}$ | $A_{3}$ | $A_{2}$ | $A_{1}$ | $A_{0}$ |
|-------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|
| RAM 0 and 1 | x        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 1      | 1      | 1      | 1      | 1      | 1      | 1      | 1      | 1      | 1      |
| RAM 2 and 3 | x        | 0        | 0        | 0        | 0        | 1        | 0        | 0        | 0        | 0        | 0      | 0      | 1      | 1      | 1      | 1      | 1      | 1      | 1      | 1      | 0      |
| RAM 4 and 5 | x        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |
| RAM 6 and 7 | x        | 0        | 0        | 0        | 0        | 1        | 0        | 1        | 1        | 1        | 1      | 1      | 1      | 1      | 1      | 1      | 1      | 1      | 1      | 1      | 1      |
| RAM 8 and 9 | x        | 0        | 0        | 0        | 0        | 1        | 0        | 0        | 0        | 0        | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |
| RAM 10 and 11| x        | 0        | 0        | 0        | 0        | 1        | 0        | 0        | 0        | 0        | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |
| RAM 12 and 13| x        | 0        | 0        | 0        | 0        | 1        | 0        | 0        | 0        | 0        | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |
| RAM 14 and 15| x        | 0        | 0        | 0        | 0        | 1        | 0        | 0        | 0        | 0        | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |
| ROM 0 and 1 | x        | 1        | 0        | 0        | 0        | 0        | 0        | 0        | 1        | 1        | 1      | 1      | 1      | 1      | 1      | 1      | 1      | 1      | 1      | 1      | 1      |

Size of available Random Access Memory - 256 kB,
Size of available Read Only Memory - 16 kB.
Memory read operation timings:
Memory write operation timings:

- **CLK**
- **ALE**
- **S₀, S₁, S₂**
- **ADDR/DATA**
- **WRTC**
- **DT/R**
- **DEN**
- **READY**

![Waveform Diagram]

- **T₁, T₂, T₃, T_Wait, T₄**
- **BHE, A₁₉-A₁₆**
- **A₁₅-A₀**
- **Data out on D₁₅-D₀**